The Thermal Mismatch Problem Constraining Large-Format AI Chips Has Been Solved: ACCM's Celeritas HM50 & HM001 Address Warpage, Package Bow, and Signal Loss

Advanced Chip and Circuit Materials today announces the commercial availability of Celeritas HM50 and Celeritas HM001, which eliminate the root causes of warpage, package bow, solder fatigue, and high...

Autore: Business Wire

SAN JOSE, Calif.: Advanced Chip and Circuit Materials today announces the commercial availability of Celeritas HM50 and Celeritas HM001, which eliminate the root causes of warpage, package bow, solder fatigue, and high-frequency signal loss in large-format AI accelerators and advanced chip packaging architectures. Celeritas HM50 is a negative CTE (-8 PPM/°C) material and Celeritas HM001 is a near-zero CTE material. Used together in a single stackup, they bring board CTE below 10 ppm/°C while simultaneously delivering Tier 9 electrical performance.

64%

Board Warpage Reduction

81%

Package Bow Reduction

>100×

Fatigue Life Improvement

Celeritas HM50 FEA: Representative Large Format AI Accelerator, 50 mm die, JEDEC −40/+125°C. Combined HM50+HM001 stackups achieve even lower effective CTE.

Every hyperscaler building AI infrastructure is confronting the same pair of converging constraints. As AI accelerators scale beyond reticle limits, thermomechanical mismatch between silicon (2–4 ppm/°C) and standard PCB materials (~18 ppm/°C) produces catastrophic reflow warpage, package bow, and solder joint fatigue. Simultaneously, the explosive growth in data rates, driven by HBM, UCIe, and chip-to-chip interconnect operating at 100+ Gbps, is pushing signal integrity requirements beyond what standard PCB dielectrics can support. The industry has been searching for two separate solutions to two separate problems. ACCM has built one material family that addresses both.

The industry's leading proposed fix of solid glass substrates remains positive in CTE and does not address the electrical side at all. ACCM today announced Celeritas HM50 and Celeritas HM001, which together solve both problems simultaneously. Programs can start today.

“Rather than incrementally tuning stackups, we are applying a breakthrough materials innovation to remove a fundamental limitation that has constrained system scaling. HM50, with its negative CTE of -8 PPM/°C, drives the effective CTE of the board down. Even with heavy copper designs, you could tune a board down to 12, 10, 8 PPM/°C or lower. And where next-generation data rates demand extreme loss performance, HM001 replaces those layers with a Tier 9 loss material that has a near-zero CTE. Together, they give designers headroom they simply have not had before.”
- Keshav Amla, COO, Advanced Chip & Circuit Materials

The HM Class of materials matches each layer type in an AI accelerator stackup with a material purpose-built for it: HM50 for the power planes, HM001 for the signal layers.

 

Celeritas HM50

Celeritas HM001

CTE (in-plane)

-8 ppm/°C

negative CTE, drives stackup toward silicon

-2 to 4 ppm/°C

near-zero CTE, tunable

Loss (Df)

0.0055 - Tier 6

low loss, frequency-stable

0.001 - Tier 9

ultra-low, frequency-stable

Dk

3.55

stable across frequency

2.90

stable across frequency

Target layers

Power & ground planes

thermomechanical control

High-speed signal layers

electrical + thermomechanical

Solves

Warpage · Package bow

Solder fatigue · TIM contact

SI + Warpage + Package Bow

signal integrity at 100+ Gbps

Celeritas HM50

Celeritas HM50 has a CTE of −8 ppm/°C – the material itself is negative. Mixed into a standard stackup at the power plane layers, it drives the effective board CTE continuously downward, enabling effective CTE tuning of a board. The FEA results quantify what that means in practice: 64% warpage reduction, 81% package bow reduction, and >100× solder fatigue life improvement versus standard high-speed materials – taking a design that fails JEDEC qualification outright to one that exceeds it by orders of magnitude. With Dk 3.55 and Df 0.0055, HM50 is also, from an electrical standpoint, a Tier 6 material, a major step up from standard FR4 in its own right. This product is ready for production.

Celeritas HM001

Celeritas HM001 replaces conventional high-speed dielectrics in signal layers. At <2 ppm/°C, Dk 2.90, and Df 0.001 (Tier 9, stable across frequency), it meets the signal integrity requirements of AI accelerator interconnect at 100+ Gbps. Every HM001 layer simultaneously contributes near-zero CTE to the stackup. The electrical and thermomechanical benefits are accretive. This product is ready for production.

Availability

Both Celeritas HM50 and Celeritas HM001 are commercially available. They are available to order, sample, and qualify today from ACCM’s Wisconsin facility.

About Advanced Chip and Circuit Materials, Inc. (ACCM)

ACCM is a US-based advanced materials company headquartered in San Jose, CA, manufacturing PCB, substrate and build-up dielectric materials at its Wisconsin facility. The company develops materials solutions for AI, ultra high-speed digital, and semiconductor packaging applications. Celeritas HM50, Celeritas HM001, and Celeritas SF1600 are ACCM’s flagship products for AI accelerator and ultra-high-speed applications.

Fonte: Business Wire


Visualizza la versione completa sul sito

Informativa
Questo sito o gli strumenti terzi da questo utilizzati si avvalgono di cookie necessari al funzionamento ed utili alle finalità illustrate nella cookie policy. Se vuoi saperne di più o negare il consenso a tutti o ad alcuni cookie, consulta la cookie policy. Chiudendo questo banner, acconsenti all’uso dei cookie.